

ABSTRACT OF THE DISCLOSURE

1
2 A process for determining the optimum load driving capacity for each
3 driving node in a complex logic circuit is disclosed. First, the logic equations
4 of the logic circuit are extracted from a circuit description. Then, the fan-out
5 of each driving node is analyzed to determine if the total number of pass
6 transistor loads of the analyzed node is excessive compared to a
7 predetermined driving capacity. For each flagged node, logic equations are
8 added which represent the sum of the node's pass transistor loads, and further
9 logic equations are added to compare the number of pass transistors turned
10 on from one to the absolute maximum for the node. Then, a formal proof
11 program is used to analyze the logic circuit and determine which of the
12 comparators have a true output. For each flagged node, the comparator for
13 the largest number which has a possible true output is identified to determine
14 the highest possible actual load for the node; and, if necessary, the driving
15 capacity of the node is adjusted to handle the determined highest possible
16 actual load.